

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
18 October 2001 (18.10.2001)

PCT

(10) International Publication Number
WO 01/78134 A1

(51) International Patent Classification⁷: **H01L 21/76**

(21) International Application Number: PCT/US01/08494

(22) International Filing Date: 15 March 2001 (15.03.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/544,730 6 April 2000 (06.04.2000) US

(71) Applicant: **ADVANCED POWER DEVICES** [US/US];
2372 Qume Drive, Suite C, San Jose, CA 95131 (US).

(72) Inventors: **CHANG, Paul**; 18486 Burgundy Way,
Saratoga, CA 95070 (US). **CHERN, Geeng-Chuan**;
10535 Merriman Road, Cupertino, CA 95014 (US).
HSUEH, Wayne, Y., W.; 944 Cape Jessup Drive, San
Jose, CA 95133 (US). **RODOV, Vladimir**; 818 South
Juanita Avenue, Redondo Beach, CA 90277 (US).

(74) Agents: **WOODWARD, Henry, K.** et al.; Townsend and
Townsend and Crew LLP, 8th Floor, 2 Embarcadero Center,
San Francisco, CA 94111 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM,
HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK,
LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX,
MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL,
TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,
IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF,
CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD OF FABRICATING POWER RECTIFIER DEVICE TO VARY OPERATING PARAMETERS AND RESULTING DEVICE

(57) Abstract: A semiconductor rectifying device (figure 1) which emulates the characteristics of a low forward voltage drop Schottky diode and which is capable of a variety of electrical characteristics from less than 1A to greater than 1000A current with adjustable breakdown voltage. The manufacturing process provides for uniformity and controllability of operating parameters, high yield and region in which are optionally formed a plurality of conductive plugs (130). Between the guard ring and the conductive plugs are a plurality of source/drain (40), gate (36) and channel elements (40) which function with the underlying substrate in forming a MOS transistor. The channel regions are defined by using the photoresist mask for the gate oxide (and gate electrode) with ions thereafter implanted through the exposed gate for forming the channel region. The source/drain (e.g. source) regions can be formed by ion implantation or by out-diffusion from a doped polysilicon layer.

WO 01/78134 A1



METHOD OF FABRICATING POWER RECTIFIER DEVICE TO VARY OPERATING PARAMETERS AND RESULTING DEVICE

CROSS-REFERENCES TO RELATED APPLICATIONS

5 This application is a continuation-in-part of pending application serial no. 09/283,537 filed April 1, 1999 for "Power Rectifier Device", the description of which is incorporated herein by reference.

BACKGROUND OF THE INVENTION

10 This invention relates generally to power semiconductor devices, and more particularly the invention relates to a power semiconductor rectifier device and a method of making same.

 Power semiconductor rectifiers have a variety of applications including use in power supplies and power converters. Heretofore, Schottky diodes have been used
15 in these applications. A Schottky diode is characterized by a low turn-on voltage, fast turnoff, and nonconductance when the diode is reverse biased. However, to create a Schottky diode a metal-silicon barrier must be formed. In order to obtain the proper characteristics for the Schottky diode, the barrier metal is likely different than the metal used in other process steps such as metal ohmic contacts. Further, Schottky diode
20 rectifiers suffer from problems such as high leakage current and reverse power dissipation. Also, these problems increase with temperature causing reliability problems for power supply applications. Therefore, the design of voltage converters using Schottky barrier diodes can cause designer problems for many applications.

 A semiconductor power rectifier device is known which does not employ
25 Schottky barriers. Fig. 1 from U.S. Patent No. 5,818,084 is a schematic of such a device which comprises a MOSFET transistor shown generally at 10 having a source/drain 12 which is shorted to a gate 14. A parasitic diode 16 is connected from the source/drain 12 to the drain/source 16. The patent discloses the use of a trench for accommodating the gate.

30 Copenpending Application Serial No. 09/283,537, supra, discloses a vertical semiconductor power rectifier device which employs a large number of parallel connected cells, each comprising a MOSFET structure with a gate-to-drain short via common metallization. This provides a low V_f path through the channel regions of the

MOSFET cells to the source region on the other side of the device. The method of manufacturing the rectifier device provides highly repeatable device characteristics at reduced manufacturing costs. The active channel regions of the device are defined using pedestals in a double spacer, double implant self-aligned process. The channel
5 dimensions and doping characteristics may be precisely controlled despite inevitable process variations and spatial sidewall formation.

The present invention is directed to an improved method of manufacturing a semiconductor power rectifier device and the resulting structure. As used herein the term "source/drain" is used to include either source or drain depending on device
10 connection.

SUMMARY OF THE INVENTION

In accordance with the invention a semiconductor power rectifier device is provided in which a semiconductor substrate functions as one source/drain (e.g. the drain)
15 of the device and a plurality of second source/drain (e.g. source) regions are formed on a major surface of the substrate along with a plurality of gate electrodes with the source/drain and gate electrodes positioned within a guard ring and, optionally, conductive plugs in the major surface.

In preferred embodiments, the semiconductive rectifier device is fabricated
20 using conventional semiconductor processing steps including photoresist masking, plasma etching, and ion implantation in forming the guard ring, conductive plugs, source/drain regions, and gate electrodes overlying device channel regions. In accordance with one feature of the invention, a photoresist mask used in defining the gate oxide and gate of the device is isotropically or otherwise etched to expose peripheral
25 portions of the gate electrode through which ions are implanted to create channel regions in body regions under and controlled by the gate electrode.

In accordance with another feature of the invention, a multiple implant process is provided for creating a pocket around the source/drain (e.g. source) regions in the surface of the device and in forming the channel regions in the body regions
30 underlying the gate electrode which allows controlled variations in device parameters.

In accordance with one embodiment of the invention, the source/drain regions are formed by out-diffusion of dopant from a doped polysilicon layer which functions in interconnecting the guard ring, conductive plugs, and gate electrodes.

The invention and objects and features thereof will be more readily apparent from the following detailed description and dependent claims when taken with the drawings.

5

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is an electrical schematic of a power rectifier device to which the present invention applies.

Figs. 2A – 2J are section views illustrating steps in fabricating a power rectifier device in accordance with a preferred embodiment of the invention.

10

Fig. 3 is a plan view of the finished device of Fig. 2J.

DESCRIPTION OF THE ILLUSTRATIVE EMBODIMENTS

Figs. 2A – 2J are section views illustrating steps in fabricating a power rectifier device in accordance with a preferred embodiment of the invention. The resulting structure has a schematic as illustrated in Fig. 1 and comprises a plurality of rectifier elements or unit cells dispersed in a device region of a semiconductor body defined by a guard ring. Fabrication of the semiconductor rectifier device in accordance with the invention and using standard semiconductor processing techniques.

15

In Fig. 2A a semiconductor body is provided including an N⁺ substrate 20 on which is formed an N⁻ semiconductor layer 22 having a resistivity on the order of 0.1-10 ohm cm. Field oxide 24 is grown or deposited on the surface of layer 22 to a thickness of 300-1000 nm. Thereafter, as shown in Fig. 2B a photoresist pattern 26 is selectively formed over field oxide 24 by photoresist masking and etching techniques, and a P-type dopant such as boron is then implanted in openings through the photoresist. The boron can be implanted before or after photoresist removal, and as shown in Fig. 2C a boron drive-in forms deep P-regions to form an annular guard ring 28 which defines a device region in layer 22 and, optionally, one or more P-doped conductive plugs 30 within the device region. Plugs 30 are not essential in the device, especially for small area rectifier devices in which the guard ring alone will suffice. Dopant concentration of the P-doped regions is on the order of E11-E14/cm². A second BF₂ is then made in the surface of the P-doped regions for high surface concentration (E12-E15/cm²) to form good ohmic contacts, and then the BF₂ is activated by rapid thermal annealing.

25

30

Next as shown in Fig. 2D a photoresist pattern 32 is developed to cover the area outside of the device region and then the field oxide 24 in the device region is

removed by etching as shown in Fig. 2E. Thereafter, as shown in Fig. 2F photoresist 32 is removed and a gate oxide 34 of thickness of 5-50 nm is grown over the surface in the device region, and thereafter 10-80 nm polysilicon layer 36, either doped in situ or undoped with later implant doping, is deposited on gate oxide 34. The polysilicon layer is optional and unnecessary if a metal gate MOS structure is fabricated. A photoresist pattern 38 is then formed over the device region between the P-doped regions 28, 30 to form MOS transistor elements.

In Fig. 2G the exposed polysilicon 36 and gate oxide 34 is removed by etching using photoresist mask 38, leaving the gate oxide 34 and doped polysilicon gate 36 under photoresist mask 38. An N-type dopant such as arsenic is then implanted at 40 in the exposed semiconductor surface of sufficient concentration ($E11-E14/cm^2$) to form a good ohmic contact. However, the arsenic should be about one order of magnitude lower than the BF_2 implant of Fig. 2C so that the net surface concentration in the guard ring and plug areas is still P+ with a value that is high enough to form a good P-type ohmic contact. Following the arsenic implant, a deep boron implant is optionally made as shown in Fig. 2H to create a deep boron pocket 42 surrounding the N+ arsenic regions 40. For low voltage device applications, the deep boron implant step is not necessary. The deep boron implant 42 can be performed before the arsenic implant.

Thereafter, as shown in Fig. 2I, an etch such as an isotropic oxygen plasma etch removes about 10 – 400 nm of the photoresist mask 38, exposing an annular portion of the polysilicon gate 36, and then a shallow boron implant creates P-body regions 44 under gate contact 36 and abutting N+ source/drain regions 40. The shallow boron implant creates the body regions 44 and provides for the desired threshold voltage adjustment for the channel regions. Body region 44 and pocket 42 abut either guard ring 28 or plugs 30.

Referring to Fig. 2J, photoresist 38 is removed and rapid thermal annealing is employed to activate all implants. Thereafter a top electrode 48 is formed over the surface of the device region and electrically interconnects guard ring 28, plugs 30, source/drain (e.g. source) 40, and gate 36. Bottom electrode 50 engaging substrate 20 can be formed simultaneously with the formation of the top electrode 48 or separately, the materials for the top and bottom electrodes being Ti, TiN, Ni, Ag, Au, Cu, or combinations thereof or other suitable metals. Alternatively, the top electrode can comprise a doped polysilicon engaging the device region surface with a metal contact over the polysilicon. In alternative embodiments, the source/drain regions 40 can be

formed by out-diffusion from the doped polysilicon layer, and the doped polysilicon layer can also function as the gate contact 36.

The resulting device is a vertical two terminal structure with a plurality of channel elements dispersed in the device region within the guard ring. The P doped plugs along with body regions 42 and guard ring 28 and N- epitaxial layer 22 form the parasitic diode 16 shown in Fig. 1. Due to the unit cell design, a large variety of devices can be manufactured with current capability of less than 1A to greater than 1000A with a same high production yield. The forward voltage, therefore, can be varied from less than 0.1 V and upward to a desired value and the leakage current can be adjusted accordingly. The reverse bias breakdown voltage is also adjustable from as low as 1 V up to hundreds of volts. In one embodiment the forward voltage, V_f , is 0.40 V for a reverse voltage, V_r , 45 V at the forward current density of 350 A/cm^2 with a reverse current density of $4\text{E}(-3)\text{A/cm}^2$. Thus, a 65 mil square chip is capable of carrying 8 A current with a room temperature leakage current of 0.1 mA and 0.40 V_f breakdown voltage of 45 V. The process provides uniformity and controllability of the device parameters with high yield, and provides the capability of production of very large area devices.

Fig. 3 is a plan view of the semiconductor rectifier device and illustrates guard ring 28, plugs 30, unit cells with source/drains 40, and top electrode 48, and within a semiconductor chip 60 including substrate 20 and layer 22. The shape of the unit cells can be square, circular, a strip or other convenient shape.

While the invention has been described with reference to specific embodiments, the description is illustrative of the invention and is not to be construed as limiting the invention. Various modifications and applications may occur to those skilled in the art without departing from the true spirit and scope of the invention as defined by the appended claims.

WHAT IS CLAIMED IS:

- 1 1. A method of fabricating a semiconductor rectifier device
2 comprising the steps of:
 - 3 a) providing a semiconductor substrate of first conductivity type and
4 having opposing major surfaces,
5 b) selectively doping regions in a first major surface with dopant of
6 second conductivity type to form a guard ring of second conductivity type around a
7 device region,
8 c) forming a silicon oxide layer over the device region,
9 d) forming a doped polysilicon layer over the silicon oxide layer,
10 e) selectively forming a dopant mask material over areas of the doped
11 polysilicon layer where device channel regions are to be formed,
12 f) removing the exposed doped polysilicon layer and the underlying
13 silicon oxide layer from the device region thereby forming gate electrodes overlying gate
14 silicon oxide under the dopant mask,
15 g) doping the exposed first major surface with a dopant of first
16 conductivity type to form source/drain regions, the dopant being insufficient to convert
17 the guard ring to first conductivity type,
18 h) etching the dopant mask to expose peripheral portions of the gate
19 electrode,
20 i) doping the major surface under the exposed peripheral portion of
21 the gate electrode with dopant of the second conductivity type to form a body region of
22 second conductivity type and channel region which abuts the source/drain regions,
23 j) forming a first electrode over the first major surface
24 interconnecting the guard ring, gate, and source/drain regions, and
25 h) forming a second electrode over the second major surface
26 contacting the substrate.
- 1 2. The method as defined by claim 1 wherein step b) includes thermal
2 drive-in of the dopant of second conductivity type.
- 1 3. The method as defined by claim 2 and further including doping the
2 surface of the guard ring with dopant of second conductivity type to increase the surface
3 dopant concentration.

1 4. The method as defined by claim 1 wherein step j) includes forming
2 a doped polysilicon layer over the first major surface.

1 5. The method as defined by claim 4 wherein step g) is performed in
2 step j) by out-diffusing dopant from the doped polysilicon layer into the first major
3 surface to form source/drain regions between the gate electrodes and the guard ring.

1 6. The method as defined by claim 1 wherein before step h) the first
2 major surface is doped with a dopant of second conductivity type to create a doped pocket
3 surrounding the source/drain regions for increasing reverse bias breakdown voltage.

1 7. The method as defined by claim 1 wherein step e) forms a
2 photoresist dopant mask.

1 8. The method as defined by claim 7 wherein step h) isotropically
2 etches the photoresist with an oxygen plasma etch.

1 9. The method as defined by claim 1 wherein all doping steps are by
2 ion implantation and thermal drive-in.

1 10. The method as defined by claim 9 wherein the first conductivity is
2 N-type and the second conductivity type is P-type.

1 11. The method as defined by claim 10 wherein the P-type dopant
2 includes boron and the N-type dopant includes arsenic.

1 12. The method as defined by claim 1 wherein step b) includes use of a
2 photoresist mask.

1 13. The method as defined by claim 1 wherein step a) includes
2 providing a semiconductor substrate including an epitaxial layer grown on an underlying
3 body.

1 14. The method as defined by claim 1 wherein step b) includes forming
2 at least one doped plug within the device region of the second conductivity type.

1 15. A semiconductor rectifying device made by the method defined by
2 claim 1.

1 16. A method of fabricating a semiconductor rectifying device
2 comprising the steps of
3 a) providing a semiconductor substrate of a first conductivity type and
4 having opposing major surfaces,
5 b) selectively doping regions in a first major surface with dopant of
6 second conductivity type to form a guard ring of second conductivity type around a
7 device region and at least one plug within the device region of second conductivity type,
8 c) forming a silicon oxide layer over the device region,
9 d) selectively forming a dopant mask material over areas of the silicon
10 oxide layer where device channel regions are to be formed,
11 e) removing the exposed silicon oxide layer thereby forming gate
12 silicon oxide layers,
13 f) doping the exposed first major surface not covered by dopant
14 masks with a dopant of a first conductivity type to form source/drain regions between the
15 gate silicon oxide and the guard ring and plug,
16 g) etching the dopant mask to expose peripheral portions of the gate
17 oxide,
18 h) doping the major surface under the exposed peripheral portion of
19 the gate oxide with dopant of the second conductivity type to form a body region of
20 second conductivity type and channel region which abuts the source/drain region,
21 i) forming a first electrode over the first major surface
22 interconnecting the guard ring, doped plugs, source/drain regions, and forming a gate
23 electrode over the gate silicon oxide, and
24 j) forming a second electrode over the second major surface
25 contacting the semiconductor substrate.

1 17. A semiconductor rectifying device made by the method defined by
2 claim 16.

1 18. A semiconductor rectifying device comprising
2 a) a substrate of one conductivity type and functioning as a first
3 source/drain,
4 b) a guard ring of opposite conductivity type formed in a first surface
5 of the substrate,

- 6 c) a plurality of gate electrodes overlying gate oxide on the first
7 surface within the guard ring,
8 d) a plurality of second source/drains (e.g. drains) between and
9 abutting the guard ring,
10 e) a plurality of body regions and channel regions under peripheral
11 areas of the gate electrodes and gate oxide and abutting the plurality of source/drains,
12 f) a first electrode over the first surface contacting the guard ring,
13 second source/drains, and gate electrodes, and
14 g) a second electrode contacting the substrate.

1 19. The device as defined by claim 18 wherein the first electrode
2 functions as the plurality of gate electrodes.

1 20. The semiconductor rectifying device as defined by claim 19
2 wherein the first electrode comprises doped polysilicon.

1 21. The device as defined by claim 20 wherein the second source/drain
2 elements are formed by out-diffusion of dopant from the doped polysilicon.

1 22. The device as defined by claim 18 wherein the first electrode and
2 second electrode comprise a metal.

1 23. The device as defined by claim 22 wherein the metal is selected
2 from the group consisting of Ti, TiN, Ni, Ag, Au, Cu, and combinations thereof.

1 24. The device as defined by claim 18 and further including at least
2 one conductive plug of opposite conductivity type formed in the first surface of the
3 substrate and within the guard ring.




FIG. 1

2/12





FIG. 2A






FIG. 2C




FIG. 2D

6/12




FIG. 2E




FIG. 2F

8/12




FIG. 2G

9/12




FIG. 2H




FIG. 2J




FIG. 3

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US01/08494

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) :H01L 21/76

US CL :438/138

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 438/138, 135, 137, 140-142, 268; 257/328, 329, 339, 401, 656

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EAST, DERWENT

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5,818,084 A (WILLIAMS et al.) 06 October 1998 (06.10.1998), columns 1-22, the entire reference.	1-24
Y	US 5,877,515 A (AJIT) 02 March 1999 (02.03.1999), columns 1-8, the entire reference.	1-24
Y	US 4,982,260 A (CHANG et al.) 01 January 1991 (01.01.1991) column 1-14.	1-22
Y	Synchronous Rectification PCIM August 1998 pages 14-21	15, 17, 18, 19, 20, 21, 22



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be of particular relevance	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
E earlier document published on or after the international filing date	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Z* document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means	
P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

05 JUNE 2001

Date of mailing of the international search report

14 JUN 2001

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

MATTHEW SMITH

Telephone No. (703) 308-0956